

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

5 Listing of Claims:

1 (Original) A junction varactor comprising:

 a gate finger lying across an ion well of a semiconductor substrate;

 a gate dielectric situated between said gate finger and said ion well;

10 a first ion diffusion region with first conductivity type located in said ion well at one side of said gate finger, said first ion diffusion region serving as an anode of said junction varactor; and

 a second ion diffusion region with a second conductivity type located in said ion well at the other side of said gate finger, said second ion diffusion region serving

15 as a cathode of said junction varactor.

2 (Original) The junction varactor according to claim 1 wherein the ion well has said second conductivity type.

20 3 (Original) The junction varactor according to claim 1 wherein said ion well is electrically isolated by shallow trench isolation (STI).

25 4 (Original) The junction varactor according to claim 1 wherein said junction varactor further comprises a first lightly doped drain (LDD) having said first conductivity type in said ion well, and wherein said first LDD merges with said first ion diffusion region and extends laterally to said gate.

30 5 (Original) The junction varactor according to claim 1 wherein said junction varactor further comprises a second lightly doped drain (LDD) having said second conductivity type in said ion well, and wherein said second LDD merges with said

second ion diffusion region and extends laterally to said gate.

6 (Original) The junction varactor according to claim 1 wherein said junction varactor further comprises a spacer located on sidewalls of said gate.

5

7 (Original) The junction varactor according to claim 1 wherein said junction varactor further comprises a salicide layer formed on said gate and on said first and second ion diffusion regions.

10 8 (Original) The junction varactor according to claim 1 wherein, in operation, said gate of said junction varactor is biased to a gate voltage V_G that is not equal to 0 volt.

15 9 (Original) The junction varactor according to claim 1 wherein said gate is a metal gate.

10 10 (Original) The junction varactor according to claim 1 wherein said gate is a polysilicon gate.

20 11 (Original) The junction varactor according to claim 1 wherein said first conductivity type is N type and said second conductivity type is P type.

12 (Original) A junction varactor comprising:
an N well formed in a semiconductor substrate;
25 a first gate finger lying across said N well;
a first gate dielectric interposed between said first gate finger and said N well;
a second gate finger lying across said N well at one end of said first gate finger;
a second gate dielectric interposed between said second gate finger and said N well;
30 a P^+ ion diffusion region located in said N well between said first and second gate fingers, said P^+ ion diffusion region serving as an anode of said junction varactor;
a first N^+ ion diffusion region located in said N well at one end of said first gate

that is opposite to said P⁺ ion diffusion region; and
a second N⁺ ion diffusion region located in said N well at one said of said second
gate that is opposite to said P⁺ ion diffusion region, wherein said first N⁺ ion
diffusion region and said second N⁺ ion diffusion region are electrically coupled
5 together and serve as a cathode of said junction varactor.

13 (Original) The junction varactor according to claim 12 wherein, in operation, said
first and second gate fingers of said junction varactor are biased to a gate voltage
V_G that is not equal to 0 volt.

10

14 (Original) The junction varactor according to claim 13 wherein said gate voltage
V_G is V_{CC}.

15 (Withdrawn) A junction varactor comprising:

15 a P well formed in a semiconductor substrate;
a first gate finger lying across said P well;
a first gate dielectric interposed between said first gate finger and said P well;
a second gate finger lying across said P well at one said of said first gate finger;
a second gate dielectric between said second gate finger and said P well;
20 an N⁺ ion diffusion region located in said P well between said first and second
gate fingers, said N⁺ ion diffusion region serving as an anode of said junction
varactor;
a first P⁺ ion diffusion region located in said P well at one said of said first gate
that is opposite to said N⁺ ion diffusion region; and
25 a second P⁺ ion diffusion region located in said P well at one said of said second
gate that is opposite to said N⁺ ion diffusion region, wherein said first P⁺ ion
diffusion region and said second P⁺ ion diffusion region are electrically coupled
together and serve as a cathode of said junction varactor.

30 16 (Withdrawn) The junction varactor according to claim 15 wherein, in operation,
said first and second gate fingers of said junction varactor are biased to a gate voltage
V_G that is not equal to 0 volt.

From: 8064986673

To: USPTO

Page: 8/9

Date: 2005/10/12 下午 05:45:49

17 (Withdrawn) The junction varactor according to claim 16 wherein said gate voltage V_G is V_{SS} .